



• penCL \*



Aaftab Munshi • Benedict R. Gaster Timothy G. Mattson • James Fung • Dan Ginsburg Toward by Polesce ful Electrics, Santod University



#### **GPU PROGRAMMING**

Ana Lucia Varbanescu A.L.Varbanescu@uva.nl

HPC courses UvA, June 2014

#### Graphics in 1980



#### Graphics in 2000

eric ate Ares's rocket Mr Elusive ate Ares's rocket Ares was melted by Willits's plasmagun

×.

#### You fragged Ares 2nd place with 28

res

Rocket Launcher

100 29 28

### Realism of modern GPUs

#### 4

# ITV accused of using ArmA 2 game footage in IRA doc

29

#### **Updated: WHOOPS**

By Kate Solomon

September 27th | Tell us what you think [ 4 comments ]



Tweet

ITV seems to have broadcast a documentary about Colonel Gaddafi's support for the IRA passing gameplay action taken from *ArmA 2* off as genuine documentary footage.

**Update:** ITV has now sent us a comment on the situation. A spokesman said, "The events featured in *Exposure: Gaddafi and the IRA* were genuine but it would appear that during the editing process the correct clip of the 1988



IRA footage? Er, no

incident was not selected and other footage was mistakenly included in the film by producers. This was an unfortunate case of human error for which we apologise."

http://www.youtube.com/watch? v=bJDeipvpjGQ&feature=pla yer\_embedded#t=49s

> Courtesy techradar.com

### **TODO** List

- 1. Multi and many-core hardware
- 2. GPGPUs
- 3. CUDA
- 4. Advanced CUDA
- 5. (some) OpenCL

## -1 Why many-cores?

Multi-cores = Intel processors with multiple, homogeneous cores

Many-cores = GPUs & alikes

## Moore's Law

7

Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips would double roughly every 18 months.



"The complexity for minimum component costs has increased at a rate of roughly a factor of two per year ... Certainly over the short term this rate can be expected to continue, if not to increase...." Electronics Magazine 1965

#### **Transistor Counts (Intel)**



#### **Revolution in Processors**





#### New ways to use transistors

10

- Parallelism on-chip: multi-core processors
- "Multicore revolution"
  - Every machine will soon be a parallel machine
  - What about performance?
- Can applications use this parallelism?
  - YES, many have to be rewritten from scratch!
- Will all programmers have to be parallel programmers?
  - YES, implicit or explicit!

## Top500 [1/4]

# State of the art in HPC (top500.org) Trial for all new HPC architectures

Rank	Site	System	Cores	(TFlop/s)	(TFlop/s)	(kW)
0	National University of Defense Technology China 195 cores/node!	Tianhe-2 (MilkyWay-2) - TH-IVB-FEP Cluster, Intel Xeon E5-2692 12C 2.200GHz, TH Express-2, Intel Xeon Phi 31S1P NUDT		33862.7	54902.4 ted!	17808
2	DOE/SC/Oak Ridge National Laboratory	Titan - Cray XK7, Opteron 6274 16C 2.200GHz, Cray	560640	17590.0	27112.5	8209
9	United States	Gemini interconnect, NVIDIA K20x Cray Inc.		Accelerated!		
3	DOE/NNSA/LLNL United States	Sequoia - BlueGene/Q, Power BQC 16C 1.60 GHz, Custom IBM	1572864	17173.2	20132.7	7890
4	RIKEN Advanced Institute for Computational Science (AICS) Japan	K computer, SPARC64 VIIIfx 2.0GHz, Tofu interconnect Fujitsu	705024	10510.0	11280.4	12660
5	DOE/SC/Argonne National Laboratory United States	Mira - BlueGene/Q, Power BQC 16C 1.60GHz, Custom IBM	786432	8586.6	10066.3	3945

Rmax

Rnoak

Power

#### Top500: cores per socket

Cores per Socket System Share



12

#### **Top500: Accelerators**

Accelerator/Co-Processor System Share





Accelerator/Co-Processor Performance Share





🔺 1/3 🔻

#### China's Tianhe-1A

14

#10 in top500 list – June 2013 (#1 in Top500 in November 2010)

4.701 pflops peak2.566 pflops max



14,336 Xeon X5670 processors 7168 Nvidia Tesla M2050 GPUs x 448 cores = 3,211,264 cores

#### China's Tianhe-2

15

#1 in Top500 - June 2013

54.902 pflops peak 33.862 pflops max



16.000 nodes = 16.000 x (2 x Xeon IvyBridge + 3 x Xeon Phi) = 3.120.000 cores ( => 195 cores/node)

#### **Top500: prediction**

16



#### GPUs vs. Top500



#### GPUs vs. CPUs



Floating-Point Operations per Second - NVIDIA CUDA C Programming Guide Version 4.2 - 4/5/2012 - copyright NVIDIA Corporation 2012

#### GPUs vs CPUs

Theoretical GB/s



#### Why do we need many-cores?

- 20
- Performance
  - Large scale parallelism
- Power Efficiency
  - Use transistors more efficiently
- Price (GPUs)
  - Game market is huge, bigger than Hollywood
  - Mass production, economy of scale
  - "spotty teenagers" pay for our HPC needs!
- Prestige
  - Reach ExaFLOP by 2019



GPUs = the hardware

GPGPU = general purpose GPU

#### **GPGPU** History



1995

2000

2005

2010

- Current generation: NVIDIA Kepler
  - 7.1B transistors
  - More cores, more parallelism, more performance

### **GPGPU** History

- Use Graphics primitives for HPC
  Ikonas [England 1978]
  - Pixel Machine [Potmesil & Hoffert 1989]
  - Pixel-Planes 5 [Rhoades, et al. 1992]
- Programmable shaders, around 1998
  DirectX / OpenGL
  - Map application onto graphics domain!
- GPGPU
  - Brook (2004), Cuda (2007), OpenCL (Dec 2008), ...

#### Another GPGPU history



Growth of GPU Computing



2008 2013

GPUs @ AMD

#### **AMD Radeon Graphics Roadmap**



GPU @ ARM







#### Integration into host system

- Typically PCI Express 2.0 x16
- Theoretical speed 8 GB/s
  - protocol overhead  $\rightarrow$  6 GB/s
- In reality: 4 6 GB/s
- V3.0 recently available
  - Double bandwidth
  - Less protocol overhead







#### Lessons from the graphics pipeline

Throughput is the main focus
 must paint every pixel within frame time
 scalability

Create, run, and retire lots of threads very rapidly
 measured 14.8 billion thread/s on increment() kernel

- Use multithreading to hide latency
  - 1 stalled thread is OK if 100 are ready to run

### Key GPU architectural ideas

- 30
- Data parallel, like a vector machine
  - There, 1 thread issues parallel vector instructions
- SIMT (Single Instruction Multiple Thread) execution
  Many threads work on a vector, each on a different element
  They all execute the same instruction
  HW automatically handles divergence
- Hardware multithreading
  - HW resource allocation & thread scheduling
  - HW relies on threads to hide latency
  - Context switching is (practically) free

## CPU vs. GPU

- Different goals produce different designs
  GPU assumes work load is highly parallel
  - CPU must be good at everything, parallel or not
- CPU: minimize latency experienced by 1 thread
  - big on-chip caches
  - sophisticated control logic
- □ GPU: maximize throughput of all threads
  - # threads in flight limited by resources => lots of resources (registers, etc.)
  - multithreading can hide latency => no big caches
  - share control logic across many threads

#### Chip area CPU vs GPU





#### It's all about the memory





#### CPU vs GPU

- 34
- 🗆 Movie
- □ The Mythbusters
  - Jamie Hyneman & Adam Savage
  - Discovery Channel
- Appearance at NVIDIA's NVISION 2008









#### Latest generation ATI

- 36
- Southern Islands
- □ 1 chip: HD 7970
  - 2048 cores
  - 264 GB/sec memory bandwidth
  - 3.8 Tflops single, 947 Gflops double precision
  - Maximum power: 250 Watts
  - **399** euros!
- □ 2 chips: HD 7990
  - **4096** cores, **7.6** Tflops
- Note: the entire 36-node DAS-4 TUD cluster has 2.2 Tflops
# ATI programming models

- Low-level: CAL (assembly)
- High-level: Brook+
  - Originally developed at Stanford University
  - Streaming language
  - Performance is not great
- □ Now
  - OpenCL
- Near future
  - HSA Heterogeneous System Architecture
  - HSAIL HSA Intermediate Language
  - Targeted at Fusion devices, single source code

<sup>38</sup> GPU Hardware: NVIDIA



# Fermi

- Consumer: GTX 480, 580
- HPC: Tesla C2050
  - More memory, ECC
  - 1.0 Tlop SP
  - 515 GFlop SP
- 16 streaming multiprocessors (SM)
  - **GTX 580: 16**
  - **GTX 480: 15**
  - **C2050:** 14
- SMs are independent768 KB L2 cache



#### Fermi Streaming Multiprocessor (SM)



## **CUDA Core Architecture**

- Decoupled floating point and integer data paths
- Double precision throughput is 50% of single precision
- Integer operations optimized for extended precision
  - 64 bit and wider data element size
- Predication field for all instructions
- Fused-multiply-add

	SW						
	Instruction Cache						
	Warp Scheduler Warp Schedule						
	Dispatch Unit						
	+ +						
Core Port	Register File (32,768 x 32-bit)						
ollector			-	-		-	
INT Unit	Core	Core					
	- C					SFU	
ueue	Core						
	Corre						
	Core						
	Coro						
	Core						
	Core						
	Core						
	Core						
	Core					SFU	
	Core						
	Interconnect Network						
	64 KB Shared Memory / L1 Cache						
Uniform Cache							
	Tex						
	Texture Cache						
	PolyMorph Engine						
	Vertex Fetch Tessellator Viewport Transform						
		Attribu	te Setup	Stream (	Dutput		

CUDA

FP Unit

## Memory Hierarchy

**42** 

Configurable L1 cache per SM
 16KB L1 cache / 48KB Shared
 48KB L1 cache / 16KB Shared



# **Multiple Memory Scopes**

Per-thread private memory

43

- Each thread has its own local memory
- Stacks, other private data, registers
- Per-SM shared memory
  - Small memory close to the processor, low latency
- Device memory
  - GPU frame buffer
  - Can be accessed by any thread in any SM



#### **Atomic Operations**

44

Device memory is not coherent!

- Share data between streaming multiprocessors
- Read / Modify / Write
- Fermi increases atomic performance by 5x to 20x
   Still, much slower than non-atomic access

## ECC (Error-Correcting Code)

- All major internal memories are ECC protected
   Register file, L1 cache, L2 cache
- DRAM protected by ECC (on Tesla only)
- ECC is a must have for many computing applications

# **NVIDIA Kepler**

- □ New core SMX (successor of SM)
  - 192 single precision FMAs per cycle
    - 4x compared to Fermi's 48
  - GTX 680 has 8 cores
- Dynamic parallelism
- HyperQ

#### DYNAMIC PARALLELISM

**NVIDIA HYPER-Q** 



#### Getting technical

	Fermi	GF104	Kepler	GCN	Units
Threads	48	48	64	40	
Work-items	1536	1536	2048	2560	
SP FLOP/cycle	64	96	384	128	
Register File	128	128	256	256	KB
Shared Memory	64	64	64	64	KB
L1D				16	KB
Shared Memory BW	64	64	128*	128	B/cycle
L1D BW				64	B/cycle
Register File/Work-item	85.33	85.33	128	102.4	В
Shared Memory/Work-item	42.67	42.67	32	50	В
L1/Work-item	42.07			25	В
Shared Memory BW/FLOP	1	0.67	0.33*	1	<b>B/FLOP</b>
L1D BW/FLOP				0.5	<b>B/FLOP</b>

Table 1. GPU Core Computational and Memory Resources



#### CUDA

- CUDA: Scalable parallel programming
  - C/C++ extensions
  - Higher level extensions, too
- Provide straightforward mapping onto hardware
  - Good fit to GPU architecture
  - Maps well to multi-core CPUs too
- Scale to 1000s of cores & 100,000s of threads
   GPU threads are lightweight create / switch is free
   GPU needs 1000s of threads for full utilization

#### Parallel Abstractions in CUDA

50

- Hierarchy of concurrent threads
  - Concurrent thread blocks
- Lightweight synchronization primitives
- Shared memory model for cooperating threads

# Hierarchy of concurrent threads

51

Parallel kernels composed of many threads
 All threads execute the same kernel = sequential program

- Threads are grouped into thread blocks
   Threads in the same block can cooperate
   Threads in different blocks cannot cooperate
- All thread blocks are organized in a Grid
   1D or 2D or 3D
- Threads and blocks have unique IDs



#### Grids, Thread Blocks and Threads



# Indexing

- dim3 threadsPerBlock(3, 4);
  - threadsPerBlock.x = 3
  - threadsPerBlock.y = 4
  - threadID = (threadIdx.x, threadIdx.y)
- dim3 numBlocks(2, 3);
  - blockDim.x = 2
  - blockDim.y=3
  - blockID = (blockIdx.x, blockIdx.y)
- Launch kernel:
- myKernel<<<numBlocks, threadsPerBlock>>>(...);

	Grid				
Thread Block 0, 0	Thread Block 0, 1	Thread Block 0, 2			
Thread Block 1, 0	Thread Block 1, 1	Thread Block 1, 2			

## **CUDA Model of Parallelism**



CUDA virtualizes the physical hardware

- Devices have
  - Different numbers of SMs
  - Different compute capabilities (Fermi = 2.0, before: 1.0, 1.1, 1.2)
- block is a virtualized streaming multiprocessor (threads, shared memory)
- thread is a virtualized scalar processor (registers, PC, state)
- Scheduled onto physical hardware without pre-emption
  - threads/blocks launch & run to completion
  - blocks have to be independent

#### Memory Spaces in CUDA

Host



# Multiple Memory Scopes

Per-thread private memory

56

- Each thread has its own local memory
- Stacks, other private data, registers
- Per-SM shared memory
  - Small memory close to the processor, low latency
- Device memory
  - GPU frame buffer
  - Can be accessed by any thread in any SM



## **Device Memory**

- CPU and GPU have separate memory spaces
  - Data is moved across PCI-e bus
  - Use functions to allocate/set/copy memory on GPU
  - Very similar to corresponding C functions
- Pointers are just addresses
  - Can't tell from the pointer value whether the address is on CPU or GPU
  - Must exercise care when dereferencing:
    - Dereferencing CPU pointer on GPU will likely crash
    - Same for vice versa

#### **Additional memories**

- - Read-only
  - Data resides in device memory
  - Different read path, includes specialized caches
- Constant memory
  - Data resides in device memory
  - Manually managed
  - Small (e.g., 64KB)
  - Assumes all threads in a block read the same addresses
    - Serializes otherwise

# GPU Memory Allocation / Release

- □ Host (CPU) manages device (GPU) memory:
  - cudaMalloc(void \*\*pointer, size\_t nbytes)
  - cudaMemset(void \*pointer, int val, size\_t count)
  - cudaFree(void\* pointer)

59

```
int n = 1024;
int nbytes = n * sizeof(int);
int* data = 0;
cudaMalloc(&data, nbytes);
cudaMemset(data, 0, nbytes);
cudaFree(data);
```

#### **Data Copies**

 cudaMemcpy(void \*dst, void \*src, size\_t nbytes, enum cudaMemcpyKind direction);
 returns after the copy is complete
 blocks CPU thread until all bytes have been copied
 doesn't start copying until previous CUDA calls complete

#### enum cudaMemcpyKind

- cudaMemcpyHostToDevice
- cudaMemcpyDeviceToHost
- cudaMemcpyDeviceToDevice

Non-blocking copies are also available

DMA transfers, overlap computation and communication

## **CUDA Variable Type Qualifiers**

Variable declaration	Memory	Scope	Lifetime
<pre>int var;</pre>	register	thread	thread
<pre>int array_var[10];</pre>	local	thread	thread
shared int shared_var;	shared	block	block
device int global_var;	device	grid	application
<pre>constant int constant_var;</pre>	constant	grid	application

#### C for CUDA

62

Philosophy: provide minimal set of extensions necessary

□ Function qualifiers: \_\_global\_\_\_ void my\_kernel() { } \_\_device\_\_ float my\_device\_func() { }

Execution configuration: dim3 gridDim(100, 50); // 5000 thread blocks dim3 blockDim(4, 8, 8); // 256 threads per block (1.3M total) my\_kernel <<< gridDim, blockDim >>> (...); // Launch kernel

Built-in variables and functions valid in device code:

dim3 gridDim; // Grid dimension
dim3 blockDim; // Block dimension
dim3 blockIdx; // Block index
dim3 threadIdx; // Thread index

void syncthreads(); // Thread synchronization

## Calculating the global thread index



63



"global" thread index:
 blockDim.x \* blockIdx.x + threadIdx.x;

## Calculating the global thread index



□ "global" thread index:

blockDim.x \* blockIdx.x + threadIdx.x;



#### Vector add

```
void vector_add(int size, float* a, float* b, float* c) {
  for(int i=0; i<size; i++) {
     c[i] = a[i] + b[i];
  }
}</pre>
```

}

#### Vector add kernel: GPU & Host

66

```
// compute vector sum c = a + b
// each thread performs one pair-wise addition
__global___ void vector_add(float* A, float* B, float* C) {
    int i = threadIdx.x + blockDim.x * blockIdx.x;
    C[i] = A[i] + B[i];
} GPU code
```

```
int main() {
    // initialization code here ...
    N = 5120;
    // launch N/256 blocks of 256 threads each
    vector_add<<< N/256, 256 >>>(deviceA, deviceB, deviceC);
    // cleanup code here ...
}
```

#### Vector add kernel: GPU & Host



#### What if N = 5000?

```
int main() { Host code
   // initialization code here ...
   N = 5000;
   // launch N/256 blocks of 256 threads each
   vector_add<<< N/256, 256 >>>(deviceA, deviceB, deviceC);
   // cleanup code here ...
}
```

#### Vector add kernel: GPU & Host



#### What if N = 5000?

#### Vector add: Host

```
int main(int argc, char** argv) {
  float *hostA, *deviceA, *hostB, *deviceB, *hostC, *deviceC;
  int size = N * sizeof(float);
```

```
// allocate host memory
hostA = malloc(size);
hostB = malloc(size);
hostC = malloc(size);
```

// initialize A, B arrays here...

```
// allocate device memory
cudaMalloc(&deviceA, size);
cudaMalloc(&deviceB, size);
cudaMalloc(&deviceC, size);
```

Vector add: Host

}

// transfer the data from the host to the device cudaMemcpy(deviceA, hostA, size, cudaMemcpyHostToDevice); cudaMemcpy(deviceB, hostB, size, cudaMemcpyHostToDevice);

// launch N/256 blocks of 256 threads each
vector\_add<<<N/256, 256>>>(deviceA, deviceB, deviceC);

// transfer the result back from the GPU to the host
cudaMemcpy(hostC, deviceC, size, cudaMemcpyDeviceToHost);

# Summary

- Write kernel(s)
  - Sequential code
  - Written per-thread
- Determine block geometry
  - Threads per block, blocks per grid
  - Number of grids (>= number of kernels)
- Write host code
  - Memory initialization and copying to device
  - Kernel(s) launch(es)
  - Results copying to host
- Optimize the kernels

# Advanced CUDA: Scheduling, Synchronization, Atomics
## **Thread Scheduling**

- 73
- Order in which thread blocks are scheduled is undefined!
  - any possible interleaving of blocks should be valid
  - presumed to run to completion without preemption
  - can run in any order
  - can run concurrently OR sequentially

Order of threads within a block is also undefined!

74

Q: How do we do global synchronization with these scheduling semantics?

- Q: How do we do global synchronization with these scheduling semantics?
  - □ A1: Not possible!

75

- 76
  - Q: How do we do global synchronization with these scheduling semantics?
- □ A1: Not possible!
- □ A2: Finish a grid, and start a new one!

- 77
- Q: How do we do global synchronization with these scheduling semantics?
- □ A1: Not possible!
- □ A2: Finish a grid, and start a new one!

```
step1<<<grid1,blk1>>>(...);
```

// CUDA ensures that all writes from step1 are complete.
step2<<<grid2,blk2>>>(...);

We don't have to copy the data back and forth!

## **Atomics**

- 78
- Guarantee that only a single thread has access to a piece of memory during an operation
  - No loss of data
  - Ordering is still arbitrary
- Different types of atomic instructions
  - Add, Sub, Exch, Min, Max, Inc, Dec, CAS, And, Or, Xor
  - On device memory and/or shared memory
- Much more expensive than load + operation + store

## **Example: Histogram**

- **79**
- // Determine frequency of colors in a picture.
- // Colors have already been converted into integers
- // between 0 and 255.
- // Each thread looks at one pixel,
- // and increments a counter

```
global void histogram(int* colors, int* buckets)
```

```
int i = threadIdx.x + blockDim.x * blockIdx.x;
int c = colors[i];
buckets[c] += 1;
```

## **Example: Histogram**



// Determine frequency of colors in a picture. **by**ors have already been converted into integers between 0 and 255. Each thread looks at one pixel, // and increments a counter global void historra (int\* colors, int\* buckets) int i = threadIdx.x + blockpim.x \* blockIdx.x; Orrec/ int c = colors[i]; buckets[c] += 1;

## **Example: Histogram**

81

- // Determine frequency of colors in a picture.
- // Colors have already been converted into integers
- // between 0 and 255.
- // Each thread looks at one pixel,
- // and increments a counter atomically

\_global\_\_ void histogram(int\* colors, int\* buckets)

```
int i = threadIdx.x + blockDim.x * blockIdx.x;
int c = colors[i];
atomicAdd(&buckets[c], 1);
```

# CUDA: optimizing your application

1. Coalescing

4

- 2. Shared Memory
- 3. Occupancy
- 4. Shared Memory Bank Conflicts

## Coalescing

traditional multi-core optimal memory access pattern



many-core GPU optimal memory access pattern



#### Consider the stride of your accesses

**84** 

}

\_global\_\_\_void foo(int\* input, float3\* input2) { int i = blockDim.x \* blockIdx.x + threadIdx.x;

// Stride 1, OK!
int a = input[i];

// Stride 2, half the bandwidth is wasted
int b = input[2\*i];

// Stride 3, 2/3 of the bandwidth wasted
float c = input2[i].x;

### Example: Array of Structures (AoS)

```
85
```

```
struct record {
    int key;
    int value;
    int flag;
};
```

```
record *d_records;
cudaMalloc((void**)&d_records, ...);
```

#### Example: Structure of Arrays (SoA)

86

```
Struct SoA {
    int* keys;
    int* values;
    int* flags;
};
```

```
SoA d_SoA_data;
cudaMalloc((void**)&d_SoA_data.keys, ...);
cudaMalloc((void**)&d_SoA_data.values, ...);
cudaMalloc((void**)&d_SoA_data.flags, ...);
```

#### Example: SoA vs AoS

87

}

global void kernel(record\* AoS data, SoA SoA data) { int i = blockDim.x \* blockIdx.x + threadIdx.x; // AoS wastes bandwidth int key1 = AoS data[i].key; // SoA efficient use of bandwidth int key2 = SoA data.keys[i];

## Memory Coalescing

- 88
- Structure of arrays is often better than array of structures
- □ Very clear win on regular, stride 1 access patterns
- Unpredictable or irregular access patterns are case-by-case
- □ Can lose a factor of 10x 30x!

# 4 CUDA: optimizing your application

- 1. Coalescing
- 2. Shared Memory
- 3. Occupancy
- 4. Shared Memory Bank Conflicts

## Matrix multiplication example

 $\Box C = A * B$ 

90

- 🗆 Each element C,i,j
  - = dot(row(A,i),col(B,j))
- Parallelization strategy
  - Each thread computes element in C
  - 2D kernel



#### Matrix multiplication implementation

91

```
global void mat_mul(float *a, float *b,
    float *c, int width)
```

// calc row & column index of output element
int row = blockIdx.y\*blockDim.y + threadIdx.y;
int col = blockIdx.x\*blockDim.x + threadIdx.x;

```
float result = 0;
```

```
// do dot product between row of a and column of b
for(int k = 0; k < width; k++) {
    result += a[row*width+k] * b[k*width+col];
}
c[row*width+col] = result;</pre>
```



## Matrix multiplication performance

Loads per dot product term	2 (a and b) = 8 bytes
FLOPS	2 (multiply and add)
AI	2 / 8 = 0.25
Performance GTX 580	1581 GFLOPs
Memory bandwidth GTX 580	192 GB/s
Attainable performance	192 * 0.25 = 48 GFLOPS
Maximum efficiency	3.0 % of theoretical peak

## Data reuse

- Each input element
   in A and B is read
   WIDTH times
- Load elements into shared memory
- Have several threads use local version to reduce the memory bandwidth



## Using shared memory

- 94
- Partition kernel loop into phases
- In each thread block, load a tile of both matrices into shared memory each phase
- Each phase, each thread computes a partial result



#### Matrix multiply with shared memory

95

\_\_shared\_\_ float s\_b[TILE\_WIDTH][TILE\_WIDTH];

// calculate the row & column index int row = by\*blockDim.y + ty; int col = bx\*blockDim.x + tx;

float result = 0;

## Matrix multiply with shared memory

// loop over input tiles in phases
for(int p = 0; p < width/TILE\_WIDTH; p++) {
 // collaboratively load tiles into shared memory
 s\_a[ty][tx] = a[row\*width + (p\*TILE\_WIDTH + tx)];
 s\_b[ty][tx] = b[(p\*TILE\_WIDTH + ty)\*width + col];
 \_\_syncthreads();</pre>

```
c[row*width+col] = result;
```

96



## Use of Barriers in mat\_mul

Two barriers per phase:

97

- syncthreads after all data is loaded into shared memory
- syncthreads after all data is read from shared memory
- Second <u>syncthreads</u> in phase p guards the load in phase p+1
- Use barriers to guard data
   Guard against using uninitialized data
   Guard against corrupting live data

## Matrix multiplication performance

	Original	shared memory
Global loads	$2N^3 * 4$ bytes	(2N <sup>3</sup> / TILE_WIDTH) * 4 bytes
Total ops	2N <sup>3</sup>	2N <sup>3</sup>
AI	0.25	0.25 * TILE_WIDTH

Performance GTX 580	1581 GFLOPs
Memory bandwidth GTX 580	192 GB/s
Al needed for peak	1581 / 192 = <b>8.23</b>
TILE_WIDTH required to achieve peak	0.25 * TILE_WIDTH = 8.23, TILE_WIDTH = 32.9

#### 99

## CUDA: optimizing your application

- 1. Coalescing
- 2. Shared Memory
- 3. Occupancy
- 4. Shared Memory Bank Conflicts

# **Thread Scheduling**

- 100
  - SM implements zero-overhead warp scheduling
    - A warp is a group of 32 threads that runs concurrently on an SM
    - At any time, only one of the warps is executed by an SM
    - Warps whose next instruction has its inputs ready for consumption are eligible for execution
    - Eligible Warps are selected for execution on a prioritized scheduling policy
    - All threads in a warp execute the same instruction when selected



# Stalling warps

- 101
  - What happens if all warps are stalled?
    - No instruction issued  $\rightarrow$  performance lost
  - Most common reason for stalling?
    - Waiting on global memory
  - If your code reads global memory every couple of instructions
    - You should try to maximize occupancy

# Occupancy

- What determines occupancy?
  - Number of threads and blocks
  - Memory consumption
- Limited hardware resources
  - Register usage per thread => may limit number of threads
  - Shared memory per thread block => may limit number of blocks

## Resource Limits (1)



- Pool of registers and shared memory per SM
  - Each thread block grabs registers & shared memory
  - $\square$  If one or the other is fully utilized  $\Longrightarrow$  no more thread blocks

## Resource Limits (2)

- 104
  - Can only have 8 thread blocks per SM
    - If they're too small, can't fill up the SM
    - Need 128 threads / block on gt200 (4 cycles/instruction)
    - Need 192 threads / block on Fermi (6 cycles/instruction)

Higher occupancy has diminishing returns for hiding latency

#### Hiding Latency with more threads



### How do you know what you're using?

106

Use "nvcc -Xptxas -v" to get register and shared memory usage

Plug those numbers into CUDA Occupancy Calculator



#### 108

## CUDA: optimizing your application

- 1. Coalescing
- 2. Shared Memory
- 3. Occupancy
- 4. Shared Memory Bank Conflicts
# Shared Memory Banks

- Shared memory is banked
  - Only matters for threads within a warp
  - Full performance with some restrictions
    - Threads can each access different banks
    - Or can all access the same value
- Consecutive words are in different banks
- If two or more threads access the same bank but different value, we get bank conflicts

#### **Bank Addressing Examples: OK**





#### Bank Addressing Examples: BAD





## Trick to Assess Performance Impact

- Change all shared memory reads to the same value
- □ All broadcasts = no conflicts
- Will show how much performance could be improved by eliminating bank conflicts
- The same doesn't work for shared memory writes
   So, replace shared memory array indices with threadIdx.x
  - (Could also be done for the reads)



# Portability

- Inter-family vs inter-vendor
  - NVIDIA Cuda runs on all NVIDIA GPU families
  - OpenCL runs on all GPUs, Cell, CPUs
- Parallelism portability
  - Different architecture requires different granularity
  - Task vs data parallel
- Performance portability
  - Can we express platform-specific optimizations?

## The Khronos group



# **OpenCL: Open Compute Language**

- □ Architecture independent
- Explicit support for many-cores
- Low-level host API
  - Uses C library, no language extensions
- Separate high-level kernel language
  - Explicit support for vectorization
- Run-time compilation
- Architecture-dependent optimizations
  - Still needed
  - Possible

#### Cuda vs OpenCL Terminology

CUDA	OpenCL
Thread	Work item
Thread block	Work group
Device memory	Global memory
Constant memory	Constant memory
Shared memory	Local memory
Local memory	Private memory

#### Cuda vs OpenCL Qualifiers

118



Variables		
CUDA	OpenCL	
constant	constant	
device	global	
shared	_local	

#### Cuda vs OpenCL Indexing

119

CUDA	OpenCL
gridDim	get_num_groups()
blockDim	get_local_size()
blockldx	get_group_id()
threadIdx	get_local_id()
Calculate manually	get_global_id()
Calculate manually	get_global_size()

 $_syncthreads() \rightarrow barrier()$ 

#### Vector add: Cuda vs OpenCL kernel

120





#### OpenCL VectorAdd host code (1)

#### 121

```
const size_t workGroupSize = 256;
const size_t nrWorkGroups = 3;
const size_t totalSize = nrWorkGroups * workGroupSize;
```

```
cl_platform_id platform;
clGetPlatformIDs(1, &platform, NULL);
```

```
// create properties list of key/values, 0-terminated.
cl_context_properties props[] = {
    CL_CONTEXT_PLATFORM, (cl_context_properties)platform,
    0
};
```

cl\_context context = clCreateContextFromType(props, CL\_DEVICE\_TYPE\_GPU, 0, 0, 0);

### OpenCL VectorAdd host code (2)

122

// create command queue on 1st device the context reported
cl\_command\_queue commandQueue =

clCreateCommandQueue(context, device, 0, 0);

// create & compile program
cl\_program program = clCreateProgramWithSource(context, 1,
 &programSource, 0, 0);
clBuildProgram(program, 0, 0, 0, 0, 0);

// create kernel
cl\_kernel kernel = clCreateKernel(program, "vectorAdd",0);

#### OpenCL VectorAdd host code (3)

123

float\* A, B, C = new float[totalSize]; // alloc host vecs
// initialize host memory here...

// allocate device memory
cl\_mem deviceA = clCreateBuffer(context,
 CL\_MEM\_READ\_ONLY | CL\_MEM\_COPY\_HOST\_PTR,
 totalSize \* sizeof(cl float), A, 0);

cl\_mem deviceB = clCreateBuffer(context, CL\_MEM\_READ\_ONLY | CL\_MEM\_COPY\_HOST\_PTR, totalSize \* sizeof(cl\_float), B, 0);

cl\_mem deviceC = clCreateBuffer(context, CL\_MEM\_WRITE\_ONLY, totalSize \* sizeof(cl\_float), 0, 0);

#### OpenCL VectorAdd host code (4)

124

- // setup parameter values
- clSetKernelArg(kernel, 0, sizeof(cl\_mem), &deviceA); clSetKernelArg(kernel, 1, sizeof(cl\_mem), &deviceB); clSetKernelArg(kernel, 2, sizeof(cl\_mem), &deviceC);

clEnqueueNDRangeKernel(commandQueue, kernel, 1, 0,
 &totalSize, &workGroupSize, 0,0,0); // execute kernel

// copy results from device back to host, blocking
clEnqueueReadBuffer(commandQueue, deviceC, CL\_TRUE, 0,
 totalSize \* sizeof(cl\_float), C, 0, 0, 0);

delete[] A, B, C; // cleanup
clReleaseMemObject(deviceA); clReleaseMemObject(deviceB);
clReleaseMemObject(deviceC);



# Summary and conclusions

- Higher performance cannot be reached by increasing clock frequencies anymore
- Solution: introduction of large-scale parallelism
- Multiple cores on a chip
  - Today:
    - Up to 48 CPU cores in a node
    - Up to 3200 compute elements on a single GPU
  - Host system can contain multiple GPUs: 10,000+ cores
  - We can build clusters of these nodes!
- □ Future: 100,000s millions of cores?

# Summary and conclusions

- Many different types of many-core hardware
- Very different properties
  - Performance
  - Programmability
  - Portability
- It's all about the memory
- Choose the right platform for your application
  - Arithmetic intensity / Operational intensity
  - Roofline model

# Open questions

- New application domains e.g., signal processing, graph processing.
  - Performance analysis
  - Peformance prediction
  - Modeling
- Memory patterns understanding, description, detection, automatic improvement
  - Local memory usage
- Heterogeneous computing
  - Using both the host and the device
- Application-device fitting

### Questions?

- Slides are/will be available
- If you are interested in working with us on using GPUs for new applications, let us know!

A.L.Varbanescu@uva.nl